Low frequency noise characteristics of gate and drain currents are investigated for prestressed and poststressed AlGaN/GaN high electron mobility transistors. High reverse bias voltage stresses on the gate stack changes both drain and gate current noise. A temporary increase in drain current noise was observed during stress which recovered to prestress level a few weeks later. This is explained via a positive and negative threshold voltage shift due to electron trapping under the gate during and after stress, respectively. On the other hand, gate current noise shows a permanent increase after the stress which is not seen to recover once the stress is removed. It is proposed that new defect states are created below the metal AlGaN layer of the gate edges which leads to a permanent degradation of gate current noise.
I. INTRODUCTION
AlGaN/GaN based transistor structures exhibit strong piezoelectric and spontaneous polarization fields which produce high sheet carrier densities at the heterointerface. 1 These polarization fields are sufficiently large to induce high carrier densities without intentional doping thereby reducing ionized impurity scattering leading to high mobility in the channel. This feature along with wide band gap of nitride semiconductors makes AlGaN/GaN heterostructure transistors very promising for high frequency and high power applications. Reliability is a crucial requirement for increased commercial application of this technology. 2 Many prominent degradation mechanisms have been identified by various groups which cause temporary and permanent changes in the electronic and material structures of the device.
3-5 Figure 1 shows a classification of prominent degradation mechanisms in these devices as a function of physical effect. Except polarization most of these effects have been well studied in other III-V high electron mobility transistors ͑HEMTs͒ and are relevant for nitride transistors as well. Lattice mismatch induced strain in the AlGaN barrier via inverse-piezoelectric effect has been identified as one of the key cause of degradation at high electric fields under the gate stack. 6 rf devices experience high gate reverse bias during normal operations which cause large vertical fields below the gate. Therefore, it is important to probe this effect in more detail.
Low frequency noise is known to be an extremely sensitive tool for studying reliability and changes in electronic structure due to degradation. 7, 8 A few reliability studies have been performed in these devices using drain current noise to understand changes in the channel region. [9] [10] [11] [12] Most of these groups have concluded that off-state stress does not seem to cause major changes in drain noise. This work, on the other hand, demonstrates that interesting things are happening right below the gate stack which does not seem to be affecting the channel and thereby drain noise. To gain a detailed understanding, a simultaneous measurement of gate and drain current noise is necessary to isolate degradation in the gate stack and/or the heterostructure interface. 13 This paper demonstrates the results of dc and low frequency noise characterization of gate and drain currents in AlGaN/GaN HEMTs which were stressed to high reverse gate biases with source and drain connected to ground. Noise and IV measurements were performed during and after stress in both frequency and time domain. Temporary and permanent changes in the electronic structure of the device are delineated and physical locations of degradation are identified.
II. DEVICE DESCRIPTION AND EXPERIMENTAL SETUP
The devices under study have an Al 0.26 Ga 0.74 N / GaN structure grown on high resistivity Si substrate by metal organic chemical vapor deposition. A Schottky gate contact is made of Ni/Au and Ohmic contacts for drain and source are made of Ti/Al. The transistors have SiN passivation and a single source field plate. The devices are also packaged to avoid any ambient optical instability to affect electrical measurements. More details can be found in a previous work. A characterization suite is developed for performing stress, dc, and noise measurements in an automated sequence. A semiconductor parameter analyzer HP4145B is configured for performing both electrical stress and IV measurements. Figure 2 shows the stress protocol and time instances when a measurement is performed. The gate is stressed by applying a stepped reverse bias from Ϫ5 to Ϫ20 V with Ϫ5 V increment for 10 min each. After each cycle, stress is stopped and dc transconductance, drain and gate current noise are measured. Both drain and gate dc currents are measured at low V DS of 80 mV. Low frequency noise of gate and drain currents is measured at a constant V DS and V GS of 80 mV and Ϫ1.23 V, respectively, using a setup developed by the authors in a previous work. 13 As will be shown later, threshold voltage itself changed during stress and the chosen value of gate voltage for measuring noise was found to be appropriate for keeping the device in strong inversion. It should be mentioned here that dc and noise measurements were carried out also several weeks after the stress was applied which was useful for isolating transient trapping and detrapping effects from permanent changes in the device electrical properties.
III. STRESS CHARACTERIZATION RESULTS

A. dc characterization
The focus of this work was to understand changes in the low frequency noise characteristics of the device which undergoes systematically applied electrical stress. Therefore, the dc parameters which were monitored during the stress were mainly chosen for convenience to extract the relevant noise figures. The noise measurements were conducted at low drain current and voltage levels which were significantly smaller than the stress conditions making the measurements electrically benign so as not to alter the device characteristics. The inset of Fig. 3͑a͒ shows the measured drain current transfer characteristics before and after stress, respectively. A large positive shift can be seen in the threshold voltage which forces a drift in the transfer characteristics. The peak value of the transconductance ͑gm͒ was found to be constant with an overall positive voltage shift before and after stress indicating that no major changes took place in the channel region. As mentioned earlier dc characterization was also carried out several weeks after the stress was removed to isolate transient trapping detrapping effects. Figures 3͑a͒ and 3͑b͒ show the changes in the threshold voltage of the device during and after stress, respectively. It can be clearly seen that a large positive V T shift is induced during stress changing it from Ϫ1.36 to Ϫ1.17 V in a span of 40 min. This recovers back to prestress levels several days later. In subsequent sections it will be seen that drain current noise also changes in accordance with this large V T shift due to a change in sheet carrier concentration in the channel. Gate leakage current was also measured simultaneously with drain current in the transfer characteristics. Figure 4 shows the evolution of gate leakage current during stress. It shows a constant decline and exhibits large relative fluctuations contributing to large gate current noise in the frequency domain.
B. Drain current noise characterization
Drain current noise is very sensitive to the defect states affecting charge transport in the channel and access regions making it an excellent indicator of the channel quality. Nor- FIG. 4 . ͑Color online͒ The evolution of the gate leakage current measured at V DS = 80 mV during stress is shown at each stress-step. An overall decrease is seen ͑indicated by the arrow͒ as stress is increased.
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malized drain current noise was measured as a function of gate bias to identify the dominant noise sources from different parts of the channel. It was found that the gated part of the channel was the main source of drain current noise. 13 A dc gate voltage of Ϫ1.23 V was chosen for noise measurement since both channel noise and resistance dominate in that region. Figure 5 shows the drain current noise before and after stress at the same dc bias level. An increase by a factor of 4 is visible in the spectra. It was observed that this increase was temporary and the noise recovered completely to its prestress levels a few weeks later. Hooge equation of the normalized drain current noise can be written as
where S RCH , R CH , and A CH represent the resistance noise, resistance of the gated part of the channel, and area of the channel, respectively. In the triode region at low drain voltages, the sheet carrier concentration in the channel ͑N CH ͒ is directly proportional to the gate overdrive voltage given by
where C AlGaN is the capacitance per unit area of the AlGaN layer. Assuming ␣ H remains the same and noise is measured at a constant V GS . A change in V T of around 0.2 V causes a change in the channel carriers which in turn changes S ID / I D 2 by a factor of around 4. This explains the noted shift in the drain current noise both during and after stress. Therefore, it can be concluded that the channel is immune to any degradation due to high gate reverse biases. Figure 6 shows the prestress and poststress normalized gate current power spectra. An increase by a factor of 10 is seen in the spectra. On the other hand the dc gate leakage current measured at V GS = −1.23 V increased only by a factor of 2. Initially it seemed that this was analogous to the drain noise increase which would recover once the stress was removed. It was found that this increase was permanent and no recovery could be obtained even several weeks later. Furthermore, it showed a temporal instability with Lorentzians shifting positions in the frequency domain. Two level switching was also observed in the time domain with varying characteristic times. This phenomenon was observed in a previous work by the authors and can be linked to an electrical activation of mobile defect centers after stress. 13 In order to get a better understanding of these changes a low temperature noise measurement was performed to reduce the temporal instability of the Lorentzians. The device was cooled to 77 K and noise was measured. Interestingly, in the triode region at V DS =80 mV a 1/ f ␥ -type spectra was obtained but when the device was biased in saturation at V DS =2 V a large Lorentzian emerged in the gate noise spectra ͑Fig. 7͒. This same behavior was seen when the source and drain were swapped.
C. Gate current noise characterization
IV. DISCUSSION
In this part, a critical analysis of the physical origins of the results is performed. The results suggest that two dominant mechanisms are at play. First are the transient effects due to existing defects which affect dc device characteristics and drain current noise. Second are the permanent changes in the material structure which changes the gate current noise in a significant way. Earlier it was shown that threshold voltage shifted positively during stress and later recovered to prestress levels. The threshold voltage is typically determined by the gate metal semiconductor barrier height, band discontinuity at AlGaN/GaN interface, polarization charges, and fixed defect states in the barrier.
14 It was found that forward FIG. 5 . ͑Color online͒ Normalized drain current spectra ͑S ID / I G 2 ͒ for prestress and poststress cases. An increase by a factor of 4 is seen indicated by the arrow. This increase was found to temporary and it fully recovered to its prestress levels a few weeks later as the dc threshold voltage recovered. 
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biasing of the gate to source-drain diode led to a faster recovery of threshold voltage to prestress levels. Studies performed on similar devices ͑GaN-on-Si͒ by other groups have shown that threshold voltage also recovers by optical excitation via UV light illumination with a frequency comparable to the band gap of the barrier. 15 The band discontinuity and polarization charges would be invariant to both optical excitation and forward biasing of the gate-to-channel diode. Furthermore, a change in these parameters during stress would be permanent in nature and would be irreversible unlike what was observed. Therefore, it can be assumed that threshold voltage shift is due to the charging and discharging of fixed defect states in the AlGaN barrier. The exact physical distribution of the traps is unknown at this time, so if it is assumed that a fixed sheet charge is located in the AlGaN barrier near the channel, then the effective trap density can be deduced from the relation
A positive shift of 0.2 V corresponds to an effective trap density ͑N T ͒ of 5 ϫ 10 11 cm −2 . This value is smaller than the typical polarization charges at the interfaces. 16 It has been shown that in AlGaN/GaN HEMTs at high reverse gate voltages ͑V GS Ӷ V T ͒ the electrons predominantly tunnel from the gate edges. 16 Some of these electrons can get trapped in the existing defect states in the AlGaN layer which will cause an increase in the threshold voltage. This is shown in process P2 in Fig. 8 . This event will also lead to a change in the potential profile in the AlGaN barrier. Charged defect states decrease the band bending which in turn increases the barrierwidth as seen by the tunneling electrons from the gate metal. The tunneling probability of electrons will thereby decrease resulting in reduced gate leakage current. Both these effects were visible in the measurement results. When the stress is removed the trapped electrons beneath the gate slowly detrap which leads to a recovery of the threshold voltage. Shown in process P1 in Fig. 8 . Gate current noise results demonstrated that a permanent change took place in the environment seen by the electrons tunneling from gate to semiconductor. In a previous work it was noted that 1 / f ␥ component of the spectra is due to the trap state fluctuation at the metal semiconductor Schottky interface. 13 Since it increased by a factor of 10 it can be concluded that near interface defect density increased at the metal semiconductor junction and additional trap states were created. Low temperature measurements pointed out that when the device was biased at V DS =2 V where the dc drain current was saturated, the gate noise increased dramatically. The same measurement was performed when source and drain terminals were swapped and a similar increase was observed. In the former experiment the vertical fields at the gate-drain edge become larger than fields at the center. In the latter case, the vertical fields at the gate source edge become larger than fields at the center. This leads to an increase in tunneling probability at the edges and more electrons at the Fermi level of the metal can access the trap states in the AlGaN leading to discrete switching noise. It is proposed that during stress new trap states were generated in the AlGaN barrier beneath both the gate edges which are most probably located above the metal Fermi level. Although it has been shown that inverse-piezoelectric breakdown not only degrades the AlGaN barrier but also the channel region in the GaN buffer. 6 The results presented in this work do show degradation of the AlGaN barrier but not the channel. This could be due to relatively low stress voltages used in this work and/or a smearing down of peak electric field due to source field plate. Also the degradation is below the onset of the "critical voltage" for major breakdown. This demonstrates that low frequency noise is an insightful tool to predict early degradation at relatively low stress levels which eventually leads to large performance degradation at higher voltages. This large degradation not only affects noise but also change the dc characteristics drastically.
V. SUMMARY
In conclusion, temporary and permanent degradation of device characteristics are identified in stressed AlGaN/GaN HEMTs. It is found that existing traps in the AlGaN barrier layer contribute to the threshold voltage instability and change the drain current noise. The dc characteristics of the device fully recover after several days. On the other hand, gate current noise shows a permanent change which does not recover once the stress is removed. It is proposed that new defect states were created at gate edges via inversepiezoelectric effect below the so called "critical voltage." The exact nature of these new defect states needs to be explored further possibly by studying the temperature dependence of low frequency noise. Finally, it has been shown that low frequency noise spectroscopy can give early indications to device failure before actual breakdown occurs thus, acting as a powerful reliability characterization tool.
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